


**Q3-Class  
HiperFET™  
Power MOSFET**

**IXFB100N50Q3**


$V_{DSS} = 500V$   
 $I_{D25} = 100A$   
 $R_{DS(on)} \leq 49m\Omega$   
 $t_{rr} \leq 250ns$

N-Channel Enhancement Mode  
Fast Intrinsic Rectifier



Symbol	Test Conditions	Maximum Ratings	
$V_{DSS}$	$T_J = 25^\circ C$ to $150^\circ C$	500	V
$V_{DGR}$	$T_J = 25^\circ C$ to $150^\circ C$ , $R_{GS} = 1M\Omega$	500	V
$V_{GSS}$	Continuous	$\pm 30$	V
$V_{GSM}$	Transient	$\pm 40$	V
$I_{D25}$	$T_C = 25^\circ C$	100	A
$I_{DM}$	$T_C = 25^\circ C$ , Pulse Width Limited by $T_{JM}$	300	A
$I_A$	$T_C = 25^\circ C$	100	A
$E_{AS}$	$T_C = 25^\circ C$	5	J
$dv/dt$	$I_s \leq I_{DM}$ , $V_{DD} \leq V_{DSS}$ , $T_J \leq 150^\circ C$	50	V/ns
$P_D$	$T_C = 25^\circ C$	1560	W
$T_J$		-55 ... +150	$^\circ C$
$T_{JM}$		150	$^\circ C$
$T_{stg}$		-55 ... +150	$^\circ C$
$T_L$	Maximum Lead Temperature for Soldering	300	$^\circ C$
$T_{SOLD}$	1.6 mm (0.062in.) from Case for 10s	260	$^\circ C$
$F_c$	Mounting Force	30..120/6.7..27	N/lb.
<b>Weight</b>		10	g

**PLUS264™**



G = Gate      D = Drain  
S = Source    Tab = Drain

**Features**

- Low Intrinsic Gate Resistance
- Low Package Inductance
- Fast Intrinsic Rectifier
- Low  $R_{DS(on)}$  and  $Q_G$

**Advantages**

- High Power Density
- Easy to Mount
- Space Savings

**Applications**

- DC-DC Converters
- Battery Chargers
- Switch-Mode and Resonant-Mode Power Supplies
- DC Choppers
- Temperature and Lighting Controls

Symbol	Test Conditions ( $T_J = 25^\circ C$ Unless Otherwise Specified)	Characteristic Values		
		Min.	Typ.	Max.
$BV_{DSS}$	$V_{GS} = 0V$ , $I_D = 3mA$	500		V
$V_{GS(th)}$	$V_{DS} = V_{GS}$ , $I_D = 8mA$	3.5		6.5 V
$I_{GSS}$	$V_{GS} = \pm 30V$ , $V_{DS} = 0V$			$\pm 200$ nA
$I_{DSS}$	$V_{DS} = V_{DSS}$ , $V_{GS} = 0V$ $T_J = 125^\circ C$			50 $\mu A$ 2.5 mA
$R_{DS(on)}$	$V_{GS} = 10V$ , $I_D = 0.5 \cdot I_{D25}$ , Note 1			49 m $\Omega$

Symbol	Test Conditions ( $T_J = 25^\circ\text{C}$ Unless Otherwise Specified)	Characteristic Values		
		Min.	Typ.	Max.
$g_{fs}$	$V_{DS} = 20\text{V}, I_D = 0.5 \cdot I_{D25}$ , Note 1	40	65	S
$C_{iss}$ $C_{oss}$ $C_{rss}$	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1\text{MHz}$		13.8	nF
			1690	pF
			177	pF
$R_{Gi}$	Gate Input Resistance		0.12	$\Omega$
$t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$	<b>Resistive Switching Times</b> $V_{GS} = 10\text{V}, V_{DS} = 0.5 \cdot V_{DSS}, I_D = 0.5 \cdot I_{D25}$ $R_G = 0.5\Omega$ (External)		40	ns
			20	ns
			50	ns
			15	ns
$Q_{g(on)}$ $Q_{gs}$ $Q_{gd}$	$V_{GS} = 10\text{V}, V_{DS} = 0.5 \cdot V_{DSS}, I_D = 0.5 \cdot I_{D25}$		255	nC
			110	nC
			115	nC
$R_{thJC}$ $R_{thCS}$				0.08 $^\circ\text{C/W}$ 0.13 $^\circ\text{C/W}$







**Source-Drain Diode**

Symbol	Test Conditions ( $T_J = 25^\circ\text{C}$ Unless Otherwise Specified)	Characteristic Values		
		Min.	Typ.	Max.
$I_S$	$V_{GS} = 0\text{V}$			100 A
$I_{SM}$	Repetitive, Pulse Width Limited by $T_{JM}$			400 A
$V_{SD}$	$I_F = I_S, V_{GS} = 0\text{V}$ , Note 1			1.5 V
$t_{rr}$ $Q_{RM}$ $I_{RM}$	$I_F = 50\text{A}, -di/dt = 200\text{A}/\mu\text{s}$ $V_R = 100\text{V}, V_{GS} = 0\text{V}$			250 ns
			3.5	$\mu\text{C}$
			30.0	A


Note 1. Pulse test,  $t \leq 300\mu\text{s}$ , duty cycle,  $d \leq 2\%$ .

IXYS Reserves the Right to Change Limits, Test Conditions, and Dimensions.


IXYS MOSFETs and IGBTs are covered by one or more of the following U.S. patents:	4,835,592	4,931,844	5,049,961	5,237,481	6,162,665	6,404,065 B1	6,683,344	6,727,585	7,005,734 B2	7,157,338B2
	4,850,072	5,017,508	5,063,307	5,381,025	6,259,123 B1	6,534,343	6,710,405 B2	6,759,692	7,063,975 B2	
	4,881,106	5,034,796	5,187,117	5,486,715	6,306,728 B1	6,583,505	6,710,463	6,771,478 B2	7,071,537	

**Fig. 1. Output Characteristics @  $T_J = 25^\circ\text{C}$** 

**Fig. 2. Extended Output Characteristics @  $T_J = 25^\circ\text{C}$** 

**Fig. 3. Output Characteristics @  $T_J = 125^\circ\text{C}$** 

**Fig. 4.  $R_{DS(on)}$  Normalized to  $I_D = 50\text{A}$  Value vs. Junction Temperature**

**Fig. 5.  $R_{DS(on)}$  Normalized to  $I_D = 50\text{A}$  Value vs. Drain Current**

**Fig. 6. Maximum Drain Current vs. Case Temperature**



**Fig. 7. Input Admittance**




**Fig. 8. Transconductance**




**Fig. 9. Forward Voltage Drop of Intrinsic Diode**



**Fig. 10. Gate Charge**



**Fig. 11. Capacitance**



**Fig. 12. Forward-Bias Safe Operating Area**






Fig. 13. Maximum Transient Thermal Impedance







---

Disclaimer Notice - Information furnished is believed to be accurate and reliable. However, users should independently evaluate the suitability of and test each product selected for their own applications. Littelfuse products are not designed for, and may not be used in, all applications. Read complete Disclaimer Notice at [www.littelfuse.com/disclaimer-electronics](http://www.littelfuse.com/disclaimer-electronics).

---