




SP7538P Series


Low Capacitance ESD Protection



Pinout



Functional Block Diagram



Description

The SP7538P integrates 8 channels of ultra low capacitance rail-to-rail diodes and an additional zener diode to provide protection for electronic equipment that may experience destructive electrostatic discharges (ESD). This robust device can safely absorb repetitive ESD strikes above the maximum level maximum level, $\pm 8\text{kV}$ contact discharge, as specified in the international standard IEC 61000-4-2, without performance degradation standard ($\pm 8\text{kV}$ contact discharge) without performance degradation. The extremely low loading capacitance also makes it ideal for protecting high speed signal pins such as V-By-One, HDMI, USB3.0, USB2.0, and IEEE 1394.

Features & Benefits

- ESD, IEC61000-4-2, $\pm 12\text{kV}$ contact, $\pm 25\text{kV}$ air
- EFT, IEC61000-4-4, 40A ($t_P=5/50\text{ns}$)
- Lightning, IEC61000-4-5 2nd edition, 4A ($t_P=8/20\mu\text{s}$)
- Low capacitance of 0.5pF (TYP) per I/O
- Low leakage current of 1.5 μA (MAX) at 5V
- Halogen free, Lead free and RoHS compliant
- AEC-Q101 qualified

Applications

- V-By-One
- Embedded DisplayPort
- USB 2.0/3.0 Ports
- HDMI
- Flat Panel Displays
- LCD/LED TVs
- Smartphones
- Mobile Computing

Life Support Note:

Not Intended for Use in Life Support or Life Saving Applications

The products shown herein are not designed for use in life sustaining or life saving applications unless otherwise expressly indicated.

SP7538P Series

Low Capacitance ESD Protection

Absolute Maximum Ratings

Symbol	Parameter	Value	Units
I_{PP}	Peak Current ($t_p=8/20\mu s$)	4.0	A
T_{OP}	Operating Temperature	-40 to 150	°C
T_{STOR}	Storage Temperature	-55 to 150	°C

Caution: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.


Electrical Characteristics ($T_{OP}=25^{\circ}C$)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Reverse Standoff Voltage	V_{RWM}	$I_R \leq 1\mu A$			5.0	V
Reverse Leakage Current	I_{LEAK}	$V_R=5V$, Any I/O to GND			1.5	μA
Clamp Voltage ¹	V_C	$I_{PP}=1A$, $t_p=8/20\mu s$, Fwd		6.6		V
		$I_{PP}=2A$, $t_p=8/20\mu s$, Fwd		7.0		V
Dynamic Resistance ²	R_{DYN}	TLP, $t_p=100ns$, I/O to GND		0.3		Ω
ESD Withstand Voltage ¹	V_{ESD}	IEC 61000-4-2 (Contact)	± 12			kV
		IEC 61000-4-2 (Air)	± 25			kV
Diode Capacitance ¹	$C_{I/O-GND}$	Reverse Bias=0V, $f=1$ MHz		0.5		pF
Diode Capacitance ¹	$C_{I/O-I/O}$	Reverse Bias=0V, $f=1$ MHz		0.3		pF


Note: ¹ Parameter is guaranteed by design and/or device characterization.

² Transmission Line Pulse (TLP) with 100ns width and 2ns rise time.


8/20 μs Pulse Waveform




Capacitance vs. Reverse Bias



Clamping Voltage vs IPP



Transmission Line Pulsing(TLP) Plot




SP7538P Series


Low Capacitance ESD Protection

Soldering Parameters

Reflow Condition		Pb – Free assembly
Pre Heat	- Temperature Min ($T_{s(min)}$)	150°C
	- Temperature Max ($T_{s(max)}$)	200°C
	- Time (min to max) (t_s)	60 – 120 secs
Average ramp up rate (Liquidus) Temp (T_L) to peak		3°C/second max
$T_{s(max)}$ to T_L - Ramp-up Rate		3°C/second max
Reflow	- Temperature (T_L) (Liquidus)	217°C
	- Temperature (t_L)	60 – 150 seconds
Peak Temperature (T_p)		260 ^{+0/-5} °C
Time within 5°C of actual peak Temperature (t_p)		30 seconds
Ramp-down Rate		6°C/second max
Time 25°C to peak Temperature (T_p)		8 minutes Max.
Do not exceed		260°C



Part Numbering System




Product Characteristics

Lead Plating	Matte Tin and PPF
Lead Material	Copper Alloy
Substrate material	Silicon
Body Material	Molded Compund
Flammability	UL Recognized compound meeting flammability rating V-0

Ordering Information

Part Number	Package	Min. Order Qty.
SP7538PUTG	μDFN-9	3000


Part Marking System



SP7538P Series


Low Capacitance ESD Protection

Package Dimensions




μ DFN-9 (3.8x1.0mm)						
JEDEC MO-229						
Symbol	Millimeters			Inches		
	Min	Nom	Max	Min	Nom	Max
A	0.45	0.50	0.55	0.018	0.020	0.022
A1	-	0.02	0.05	-	0.001	0.002
b	0.15	0.20	0.25	0.006	0.008	0.010
c	0.10	0.15	0.20	0.004	0.006	0.008
D	3.70	3.80	3.90	0.146	0.150	0.154
e	0.80 BSC			0.031 BSC		
e1	0.90 BSC			0.035 BSC		
E	0.90	1.00	1.10	0.035	0.039	0.043
L	0.20	0.30	0.40	0.008	0.012	0.016

Recommended Soldering Pad Layout



Embossed Carrier Tape & Reel Specification



Symbol	Millimeters
A0	1.35 +/- 0.10
B0	4.00 +/- 0.05
D	Ø 1.50 + 0.1/ - 0
D1	Ø 1.00 +/- 0.05
E	1.75 +/- 0.10
F	5.50 +/- 0.05
K0	0.72 +/- 0.05
P	4.00 +/- 0.10
P0	4.00 +/- 0.10
P2	2.00 +/- 0.05
T	0.25 +/- 0.02
W	12.00 + 0.30 /- 0.10

Disclaimer Notice - Information furnished is believed to be accurate and reliable. However, users should independently evaluate the suitability of and test each product selected for their own applications. Littelfuse products are not designed for, and may not be used in, all applications. Read complete Disclaimer Notice at <http://www.littelfuse.com/disclaimer-electronics>.